E. Ibiapina, B. Silva, and I. Silva.
" Implementation of 32-bit Multiplication Unit for a Out-of-Order RISC-V Processor utilizing Radix-4 Booth Algorithm and Wallace Tree", in <em>Anais da XII Escola Regional de Computação do Ceará, Maranhão e Piauí</em>, Parnaíba/PI, 2024, pp. 291-296, doi: <a href="https://doi.org/10.5753/ercemapi.2024.243779">https://doi.org/10.5753/ercemapi.2024.243779</a>.