Lima, C., & 		Nakamura, T.
(2002).
 Exploiting loop-level parallelism with the Shift Architecture.
In <em>Proceedings of the 14th Symposium on Computer Architecture and High Performance Computing</em>, (pp. 184-191). Porto Alegre: SBC.