Lima, C., and T. Nakamura. " Exploiting loop-level parallelism with the Shift Architecture." Anais do XIV Symposium on Computer Architecture and High Performance Computing, Vitória/ES, 2002. SBC, 2002, pp.184-191.