Lima, C., E Nakamura, T.. " Exploiting loop-level parallelism with the Shift Architecture" Anais do International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD) [Online], (28 outubro 2002)