NEDJAH, N.; 						MOURELLE, L. de Macedo.
 Three hardware implementations for the binary modular exponentiation: sequential, parallel and systolic. <em>In</em>: INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING (SBAC-PAD), 15.	, 2003, São Paulo/SP.
	 
	<strong>Anais</strong> [...].
 Porto Alegre: Sociedade Brasileira de Computação, 
	2003
.
 p. 246-253.