N. Nedjah and L. Mourelle. 2003.
 Three hardware implementations for the binary modular exponentiation: sequential, parallel and systolic. In <em>Anais do XV Symposium on Computer Architecture and High Performance Computing</em>, novembro 10, 2003, São Paulo/SP, Brasil. SBC, Porto Alegre, Brasil, 246-253.