Nedjah, N., & 		Mourelle, L.
(2003).
 Three hardware implementations for the binary modular exponentiation: sequential, parallel and systolic.
In <em>Proceedings of the 15th Symposium on Computer Architecture and High Performance Computing</em>, (pp. 246-253). Porto Alegre: SBC.