Nedjah, N., & 		Mourelle, L.
2003 nov 10.  Three hardware implementations for the binary modular exponentiation: sequential, parallel and systolic. Anais do International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD). [Online] :