N. Nedjah and L. Mourelle. " Three hardware implementations for the binary modular exponentiation: sequential, parallel and systolic", in Anais do XV Symposium on Computer Architecture and High Performance Computing, São Paulo/SP, 2003, pp. 246-253.