Nedjah, N., and L. de Macedo Mourelle.
" Three hardware implementations for the binary modular exponentiation: sequential, parallel and systolic." <em>Anais do XV Symposium on Computer Architecture and High Performance Computing,
São Paulo/SP, 2003</em>. SBC, 2003,  
pp.246-253.