ZHUO, Ling; 						PRASANNA, V. K..
 High-performance and area-efficient reduction circuits on FPGAs. <em>In</em>: INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING (SBAC-PAD), 17.	, 2005, Rio de Janeiro/RJ.
	 
	<strong>Anais</strong> [...].
 Porto Alegre: Sociedade Brasileira de Computação, 
	2005
.
 p. 52-59.