Ling Zhuo and V. Prasanna. 2005.
 High-performance and area-efficient reduction circuits on FPGAs. In <em>Anais do XVII International Symposium on Computer Architecture and High Performance Computing</em>, outubro 24, 2005, Rio de Janeiro/RJ, Brasil. SBC, Porto Alegre, Brasil, 52-59.