Zhuo, L., & 		Prasanna, V.
(2005).
 High-performance and area-efficient reduction circuits on FPGAs.
In <em>Anais do XVII International Symposium on Computer Architecture and High Performance Computing</em>, (pp. 52-59). Porto Alegre: SBC.