Zhuo, L., & 		Prasanna, V.
2005 out 24.  High-performance and area-efficient reduction circuits on FPGAs. Anais do International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD). [Online] :