L. Zhuo and V. Prasanna.
" High-performance and area-efficient reduction circuits on FPGAs", in <em>Anais do XVII International Symposium on Computer Architecture and High Performance Computing</em>, Rio de Janeiro/RJ, 2005, pp. 52-59.