Zhuo, Ling, and V. K. Prasanna.
" High-performance and area-efficient reduction circuits on FPGAs." <em>Anais do XVII International Symposium on Computer Architecture and High Performance Computing,
Rio de Janeiro/RJ, 2005</em>. SBC, 2005,  
pp.52-59.