Zhuo, Ling, E 		Prasanna, V..
" High-performance and area-efficient reduction circuits on FPGAs" <em>Anais do International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD)</em> [Online], (24 outubro 2005)