J. Brunheroto, V. Salapura, F. Redigolo, D. Hoenicke, and A. Gara. 2005. Data cache prefetching design space exploration for BlueGene/L supercomputer. In Anais do XVII International Symposium on Computer Architecture and High Performance Computing, outubro 24, 2005, Rio de Janeiro/RJ, Brasil. SBC, Porto Alegre, Brasil, 201-208.