Silva Filho, A., Viana, P., Barros, E., & Lima, M. (2006). Tuning Mechanism for Two-Level Cache Hierarchy Intended for Instruction Caches and Low Energy Consumption. In Anais do XVIII International Symposium on Computer Architecture and High Performance Computing, (pp. 125-132). Porto Alegre: SBC.