Silva Filho, A., 		Viana, P., 		Barros, E., & 		Lima, M.
2006 out 18.  Tuning Mechanism for Two-Level Cache Hierarchy Intended for Instruction Caches and Low Energy Consumption. Anais do International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD). [Online] :