A. Silva Filho, P. Viana, E. Barros, and M. Lima.
" Tuning Mechanism for Two-Level Cache Hierarchy Intended for Instruction Caches and Low Energy Consumption", in <em>Anais do XVIII International Symposium on Computer Architecture and High Performance Computing</em>, Ouro Preto/MG, 2006, pp. 125-132.