Lee, S., 		Bahn, J., & 		Bagherzadeh, N.
(2007).
 Design of a Feasible On-Chip Interconnection Network for a Chip Multiprocessor (CMP).
In <em>Anais do XIX International Symposium on Computer Architecture and High Performance Computing</em>, (pp. 211-218). Porto Alegre: SBC.