S. Lee, J. Bahn, and N. Bagherzadeh.
" Design of a Feasible On-Chip Interconnection Network for a Chip Multiprocessor (CMP)", in <em>Anais do XIX International Symposium on Computer Architecture and High Performance Computing</em>, Gramado/RS, 2007, pp. 211-218.