J. Poe, C. Cho, and T. Li. " Using Analytical Models to Efficiently Explore Hardware Transactional Memory and Multi-Core Co-Design", in Anais do XX International Symposium on Computer Architecture and High Performance Computing, Campo Grande/MS, 2008, pp. 159-166.