Sajith Kalathingal, Caroline Collange, Bharath Swamy, and André Seznec. 2016.
 Dynamic Inter-Thread Vectorization Architecture: Extracting DLP from TLP. In <em>Anais do XXVIII International Symposium on Computer Architecture and High Performance Computing</em>, outubro 26, 2016, Los Angeles/EUA, Brasil. SBC, Porto Alegre, Brasil, 18-25.