Kalathingal, S., 		Collange, C., 		Swamy, B., & 		Seznec, A.
(2016).
 Dynamic Inter-Thread Vectorization Architecture: Extracting DLP from TLP.
In <em>Anais do XXVIII International Symposium on Computer Architecture and High Performance Computing</em>, (pp. 18-25). Porto Alegre: SBC.