Kalathingal, S., 		Collange, C., 		Swamy, B., & 		Seznec, A.
2016 out 26.  Dynamic Inter-Thread Vectorization Architecture: Extracting DLP from TLP. Anais do International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD). [Online] :