S. Kalathingal, C. Collange, B. Swamy, and A. Seznec.
" Dynamic Inter-Thread Vectorization Architecture: Extracting DLP from TLP", in <em>Anais do XXVIII International Symposium on Computer Architecture and High Performance Computing</em>, Los Angeles/EUA, 2016, pp. 18-25.