WANG, Zhe; 						JIMÉNEZ, Daniel A.; 						ZHANG, Tao; 						LOH, Gabriel H.; 						XIE, Yuan.
 Building a Low Latency, Highly Associative DRAM Cache with the Buffered Way Predictor. <em>In</em>: INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING (SBAC-PAD), 28.	, 2016, Los Angeles/EUA.
	 
	<strong>Anais</strong> [...].
 Porto Alegre: Sociedade Brasileira de Computação, 
	2016
.
 p. 109-117.