Zhe Wang, Daniel Jiménez, Tao Zhang, Gabriel Loh, and Yuan Xie. 2016.
 Building a Low Latency, Highly Associative DRAM Cache with the Buffered Way Predictor. In <em>Anais do XXVIII International Symposium on Computer Architecture and High Performance Computing</em>, outubro 26, 2016, Los Angeles/EUA, Brasil. SBC, Porto Alegre, Brasil, 109-117.