Wang, Z., 		Jiménez, D., 		Zhang, T., 		Loh, G., & 		Xie, Y.
2016 out 26.  Building a Low Latency, Highly Associative DRAM Cache with the Buffered Way Predictor. Anais do International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD). [Online] :