Z. Wang, D. Jiménez, T. Zhang, G. Loh, and Y. Xie.
" Building a Low Latency, Highly Associative DRAM Cache with the Buffered Way Predictor", in <em>Anais do XXVIII International Symposium on Computer Architecture and High Performance Computing</em>, Los Angeles/EUA, 2016, pp. 109-117.