Wang, Zhe, Daniel A. Jiménez, Tao Zhang, Gabriel H. Loh, and Yuan Xie.
" Building a Low Latency, Highly Associative DRAM Cache with the Buffered Way Predictor." <em>Anais do XXVIII International Symposium on Computer Architecture and High Performance Computing,
Los Angeles/EUA, 2016</em>. SBC, 2016,  
pp.109-117.