Wang, Zhe, 		Jiménez, Daniel, 		Zhang, Tao, 		Loh, Gabriel, E 		Xie, Yuan.
" Building a Low Latency, Highly Associative DRAM Cache with the Buffered Way Predictor" <em>Anais do International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD)</em> [Online], (26 outubro 2016)