GONÇALVES, Ronaldo; 						AYGUADÉ, Eduard; 						VALERO, Mateo; 						NAVAUX, Philippe.
 A Simulator for SMT Architectures: Evaluating Instruction Cache Topologies. <em>In</em>: INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING (SBAC-PAD), 12.	, 2000, São Pedro/SP.
	 
	<strong>Anais</strong> [...].
 Porto Alegre: Sociedade Brasileira de Computação, 
	2000
.
 p. 279-286. 
		DOI: <a href="https://doi.org/10.5753/sbac-pad.2000.41226">https://doi.org/10.5753/sbac-pad.2000.41226</a>.