Ronaldo Gonçalves, Eduard Ayguadé, Mateo Valero, and Philippe Navaux. 2000.
 A Simulator for SMT Architectures: Evaluating Instruction Cache Topologies. In <em>Anais do XII Symposium on Computer Architecture and High Performance Computing</em>, outubro 24, 2000, São Pedro/SP, Brasil. SBC, Porto Alegre, Brasil, 279-286. DOI: <a href="https://doi.org/10.5753/sbac-pad.2000.41226">https://doi.org/10.5753/sbac-pad.2000.41226</a>.