Gonçalves, R., 		Ayguadé, E., 		Valero, M., & 		Navaux, P.
2000 out 24.  A Simulator for SMT Architectures: Evaluating Instruction Cache Topologies. Anais do International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD). [Online] :