Gonçalves, Ronaldo, Eduard Ayguadé, Mateo Valero, and Philippe Navaux.
" A Simulator for SMT Architectures: Evaluating Instruction Cache Topologies." <em>Anais do XII Symposium on Computer Architecture and High Performance Computing,
São Pedro/SP, 2000</em>. SBC, 2000,  
pp.279-286.