Silva, G., 		Schvittz, R., & 		Butzen, P.
(2024).
 Transistor-Level Logic Gates Ranking Strategy for Selective Hardening.
In <em>Proceedings of the 14th Brazilian Symposium on Computing Systems Engineering</em>, (pp. 169-174). Porto Alegre: SBC.