Silva, G., 		Schvittz, R., & 		Butzen, P.
2024 nov 26.  Transistor-Level Logic Gates Ranking Strategy for Selective Hardening. Anais do Simpósio Brasileiro de Engenharia de Sistemas Computacionais (SBESC). [Online] :