G. Silva, R. Schvittz, and P. Butzen.
" Transistor-Level Logic Gates Ranking Strategy for Selective Hardening", in <em>Proceedings of the 14th Brazilian Symposium on Computing Systems Engineering</em>, Recife/PE, 2024, pp. 169-174.