Silva, Gloria, Rafael B. Schvittz, and Paulo F. Butzen.
" Transistor-Level Logic Gates Ranking Strategy for Selective Hardening." <em>Proceedings of the 14th Brazilian Symposium on Computing Systems Engineering,
Recife/PE, 2024</em>. SBC, 2024,  
pp.169-174.