Carvalho, M., & Martins, C. (2006). Arquitetura de Memória Cache Reconfigurável. In Proceedings of the 7th Brazilian Workshop on High Performance Computing Systems, (pp. 136-143). Porto Alegre: SBC. doi:10.5753/wscad.2006.18957