L. Laurino, T. Santos, P. Navaux, and M. Pilla.
" Reuso de Traços com Loads em Arquiteturas Superescalares", in <em>Proceedings of the 6th Brazilian Workshop on High Performance Computing Systems</em>, Rio de Janeiro, 2005, pp. 49-56, doi: <a href="https://doi.org/10.5753/wscad.2005.18975">https://doi.org/10.5753/wscad.2005.18975</a>.