A Simultaneous Multithreading Processor Architecture with Predictable Timing Behavior
Real-time embedded systems need software and hardware to be time-predictable in order to guarantee correct behavior of the system. Precision Timed Machines are architectures designed for timing predictability and repeatability. They help to improve design time and efficiency of real-time embedded systems by allowing to separately verify timing properties of modules. This paper presents a Simultaneous Multithreading Precision Timed Machine named Hivek-RT that can execute hard real-time and non hard real-time threads in parallel. It employs a repeatable thread-interleaved pipeline with an exposed memory hierarchy composed of scratchpads, caches and a predictable SDRAM memory controller. The proposed architecture is well suited for real-time embedded systems as experimentation results show that the proposed architecture has improved throughput, presents low memory footprint and only slightly degrades memory bandwidth while providing deterministic time access to the memory hierarchy.
S. A. Edwards and E. A. Lee, “The case for the precision timed (pret) machine,” in Proceedings of the 44th Annual Design Automation Conference, ser. DAC ’07. New York, NY, USA: ACM, 2007, pp. 264– 265. [Online]. Available: http://doi.acm.org/10.1145/1278480.1278545
J. L. Hennessy and D. A. Patterson, Computer architecture: a quantita- tive approach. Elsevier, 2011.
M. Schoeberl, P. Schleuniger, W. Puffitsch, F. Brandner, and C. W. Probst, “Towards a Time-predictable Dual-Issue Microprocessor: The Patmos Approach,” in Bringing Theory to Practice: Predictability and Performance in Embedded Systems, ser. OpenAccess Series in Informatics (OASIcs), P. Lucas, L. Thiele, B. Triquet, T. Ungerer, and R. Wilhelm, Eds., vol. 18. Dagstuhl, Germany: Schloss Dagstuhl– Leibniz-Zentrum fuer Informatik, 2011, pp. 11–21. [Online]. Available: http://drops.dagstuhl.de/opus/volltexte/2011/3077
I. Liu, J. Reineke, D. Broman, M. Zimmer, E. Lee et al., “A pret microarchitecture implementation with repeatable timing and compet- itive performance,” in Computer Design (ICCD), 2012 IEEE 30th International Conference on. IEEE, 2012, pp. 87–93.
M. Zimmer, D. Broman, C. Shaver, and E. A. Lee, “Flexpret: A processor platform for mixed-criticality systems,” in Real-Time and Embedded Technology and Applications Symposium (RTAS), 2014 IEEE 20th. IEEE, 2014, pp. 101–110.
H. Siqueira, E. Correa, I. Silva, E. Kreutz, and M. Pereira, “A vliw architecture with memory optimization,” in Proceedings of Iberchip XX Workshop, 2014.
H. Sharangpani, “Intel itaniumTM processor microarchitecture overview,” in Microprocessor Forum, 1999.
J. V. Vijay and B. Bansode, “Arm processor architecture.”
J. Gustafsson, A. Betts, A. Ermedahl, and B. Lisper, “The mälardalen wcet benchmarks: Past, present and future.” WCET, vol. 15, pp. 136– 146, 2010.