An Approach of Hardware and Software Partitioning for the Wearables Design with Limited Reconfigurable Hardware Resources
The technologies in microelectronic, sensors and mobile communication have been continuously improved as information becomes more needed. They become a stimulus for the development of intelligent and connected systems as embedded systems, IoTs or wearables, seen by the rapid growth of theses for the market. However, still with difficulty to satisfy the requirements of performance increase and reduction of the energy consumption of the various autonomous modern applications. Performance analysis in the use of FPGA with hardware partitioning for embedded systems has been strongly addressed by the academic community. Also, there are not researches that address the partitioning problem for wearable systems. This work has as objective the enhancement of performance of wearable computers devices in reconfigurable hardware, targeting optimizations in the use of resources and reducing the energy consumption, using hardware and software partitioning. The results show that it is possible to obtain higher performance in wearable systems using FPGA platform only with the relocation of candidates algorithms in hardware.
M. Edwards and J. Forrest, “A development environment for the cosynthesis of embedded software/hardware systems,” in Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC. IEEE, 1994.
R. Sass and A. Schmidt, Embedded Systems Design with Platform FPGAs Principles and Practices, 1st ed. Morgan Kaufmann, 2010.
S. Ben Haj Hassine, M. Jemai, and B. Ouni, “Power and Execution Time Optimization through Hardware Software Partitioning Algorithm for Core Based Embedded System,” Journal of Optimization, vol. 2017, pp. 1–11, 2017.
Y. Zhang, W. Luo, Z. Zhang, B. Li, and X. Wang, “A hardware/software partitioning algorithm based on artificial immune principles,” Applied Soft Computing Journal, vol. 8, no. 1, pp. 383–391, 2008.
A. Canis, J. Choi, M. Aldham, V. Zhang, A. Kammoona, J. H. Anderson, S. Brown, and T. Czajkowski, “LegUp,” Proceedings of the 19th ACM/SIGDA International Symposium on Field Programmable Gate Arrays, p. 33, 2011.
J.E. Stone, D. Gohara, and G.Shi,“OpenCL: A parallel programming standard for heterogeneous computing systems,” Computing in Science and Engineering, vol. 12, no. 3, pp. 66–72, 2010.
J. Cong and Y. Zou, “FPGA-Based Hardware Acceleration of Litho- graphic Aerial Image Simulation,” ACM Transactions on Reconfigurable Technology and Systems, vol. 2, no. 3, pp. 1–29, 2009.
W. C. Y. Lo, K. Redmond, J. Luu, P. Chow, J. Rose, and L. Lilge, “Hardware acceleration of a Monte Carlo simulation for photodynamic treatment planning,” Journal of Biomedical Optics, vol. 14, no. 1, p. 014019, 2009.
W. Zhang, V. Betz, and J. Rose, “Portable and scalable FPGA-based acceleration of a direct linear system solver,” in Proceedings of the 2008 International Conference on Field-Programmable Technology, ICFPT 2008. ACM, 2008.
V. J. P. Amorim, S. Delabrida, and R. A. R. Oliveira, “A constraint-driven assessment of operating systems for wearable devices,” in Brazilian Symposium on Computing System Engineering, 2017.
L. Józwiak, “Advanced mobile and wearable systems,” Microprocessors and Microsystems, vol. 50, pp. 1339–1351, 2017.
C. Plessl, R. Enzler, H. Walder, J. Beutel, M. Platzner, L. Thiele, and G. Tröster, “The case for reconfigurable hardware in wearable computing,” Personal and Ubiquitous Computing, vol. 7, no. 5, pp. 299–308, 2003.
R. Tocci, N. Widmer, and G. Moss, Digital Systems: Principles and Applications (10th Edition). Prentice-Hall, Inc., 2006.
J. Choi, “From Software Threads to Parallel Hardware with LegUp High-Level Synthesis,” Ph.D. dissertation, 2016.
B. Mei, P. Schaumont, and S. Vernalde, “A hardware-software partitioning and scheduling algorithm for dynamically reconfigurable embedded systems,” Proceedings of ProRISC, 2000.
P. Arató, S. Juhász, Z. Á. Mann, A. Orbán, and D. Papp, “Hardware-software partitioning in embedded system design,” in 2003 IEEE International Symposium on Intelligent Signal Processing: From Classical Measurement to Computing with Perceptions. IEEE, 2003.
Z. Mann, A. Orbán, and P. Arató, “Finding optimal hardware/software partitions,” Formal Methods in System Design, 2007.
A. B. Trindade and L. C. Cordeiro, “Applying SMT-based verification to hardware/software partitioning in embedded systems,” Design Automation for Embedded Systems, vol. 20, no. 1, pp. 1–19, 2016.
T. Ahola, P. Korpinen, J. Rakkola, T. Ramo, J. Salminen, and J. Savolainen, “Wearable FPGA Based Wireless Sensor Platform,” 2007 29th Annual International Conference of the IEEE Engineering in Medicine and Biology Society, pp. 2288–2291, 2007.
A. Sahar, “Fall Detection FPGA-Based Systems: A Survey,” International Journal of Automation and Smart Technology, vol. 6, no. 4, pp. 191–202, 2016.
T. Narumi, “An FPGA-Based Tiled Display System for a Wearable Display,” The Fifth International Conference on Informatics and, 2016.
B. Lee, “Design and Implementation of a Face Recognition System- on-a-Chip for Wearable/Mobile Applications,” Journal of Korea Multimedia Society, vol. 18, no. 2, pp. 244–252, 2015.
P. Arató, Z. Á. Mann, and A. Orbán, “Algorithmic aspects of hard- ware/software partitioning,” ACM Transactions on Design Automation of Electronic Systems, vol. 10, no. 1, pp. 136–156, 2005.
F. Obeidat and R. Klenke, “Microblaze: an application-independent fpga-based profiler,” in Proceedings of the 19th ACM/SIGDA international symposium on Field programmable gate arrays. ACM, 2011, pp. 283–283.