Improving Phased Transactional Memory via Commit Throughput and Capacity Estimation

  • Catalina Munoz Morales UNICAMP
  • Bruno Honorio UNICAMP
  • Alexandro Baldassin UNESP
  • Guido Araujo UNESP


Transactional Memory (TM) is a programming abstraction that aims to ease parallel programming in shared-memory architectures. Both Hardware (HTM) and Software Transactional Memory (STM) implementations have been extensively studied in the literature. Modern approaches seek to combine both HTM and STM to better exploit performance. In particular, Phased TMs (PhTMs) systems execute transactions in phases, not allowing both hardware and software transactions to run concurrently to avoid coordination overheads. The main challenge in designing PhTM systems is to dynamically choose a proper execution mode. Usually, a transition mechanism is developed based on metrics such as transaction size and abort rates to guide the phase migration. However, the tuning of such metrics is not an easy task, since it may lead to over-fitting and poor performance for the general case. This paper advances state-of-the-art research on PhTM by proposing a different approach to phase selection: the use of commit throughput and cache simulation to mimic the behavior of HTM storage constraints while in STM mode. When compared to previous work, this approach leads to a simpler and more efficient mechanism to assess the state of the execution modes in run time. Experimental results using STAMP and two graph processing applications show how the Commit Throughput-based mechanism is able to outperform a state-of-the-art Phased TM runtime (PhTM*) with speedups of up to 5x.
Palavras-chave: Measurement, Runtime, Sensitivity analysis, Estimation, Computer architecture, Benchmark testing, Throughput, Hardware Transactional Memory, Software Transactional Memory, shared memory
MORALES, Catalina Munoz; HONORIO, Bruno; BALDASSIN, Alexandro; ARAUJO, Guido. Improving Phased Transactional Memory via Commit Throughput and Capacity Estimation. In: INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING (SBAC-PAD), 33. , 2021, Belo Horizonte. Anais [...]. Porto Alegre: Sociedade Brasileira de Computação, 2021 . p. 44-53.