Implementation of the Multiplus/Multiplix Parallel Processing Environment

  • Júlio S. Aude UFRJ
  • Alexandre M. Meslin UFRJ
  • Aluisio A. Cruz UFRJ
  • Cláudio M. P. Santos UFRJ
  • Gerson Bronstein UFRJ
  • Iuri N. Cota UFRJ
  • Luiz F. M. Cordeiro UFRJ
  • Márcio O. Barros UFRJ
  • Mário João Jr. UFRJ
  • Serafim B. Pinto UFRJ
  • Sidney C. Oliveira UFRJ

Resumo


The MULTIPLUS project aims at the development of a modular distributed shared memory parallel architecture able to support up to 1024 processing elements based on SPARC microprocessors and at the implementation of MULPLIX, a Unix-like operating system which provides a suitable parallel programming environment for the MULTIPLUS architecture. After reviewing the main features of the definition of the MULTIPLUS architecture and the MULPLIX operating system, this paper describes in detail the current implementation of the main modules of the MULTIPLUS architecture and presents, with an illustration example, the parallel programming primitives already implemented within MULPLIX.

Referências

Anderson, T.E., "The performance of spin lock alternatives for shared memory multiprocessors", IEEE Transactions on Parallel and Distributed Systems, vol. 1, no. 1, pp. 6-16, January 1990

Aude, J.S., et. al., "Multiplus: A Modular High-Performance Multiprocessor", Proc. of the EUROMICRO 91, Vienna, Austria, pp. 45-52, Sep. 1991

Aude, J.S., "Multiplus/Mulplix: An Integrated Environment for the Development of Parallel Applications", Proc. of the IEEE/USP International Workshop on High Performance Computing- WHPC'94, pp. 245-255, São Paulo, March 1994

Azevedo, G.P., Azevedo R.P., Figueira, N.R., Aude, J.S., "MULPLIX: Um Sistema Operacional tipo UNIX para o Multiprocessador MULTIPLUS", Proceedings of the III Brazilian Symposium on Computer Architecture - Parallel Processing, Rio de Janeiro, RJ, pp. 122-137, November 1990

Azevedo, R.P., Azevedo, G.P., Silveira, J.T.C, Aude, J.S., "Primitivas para Programação Paralela no MULTIPLUS", Proceedings of the V Brazilian Symposium on Computer Architecture, Florianópolis, pp. 761-775, Sepetember 1993

Bronstein, G., Cruz, A.J.O, Duarte, O.C.M.B., "Análise de Desempenho de Redes de Interconexão para Máquinas Paralelas", Proc. of the III Brazilian Symposium on Computer Architecture - Parallel Processing, Rio de Janeiro, pp. 345-360, Nov. 1990

Bronstein, G., "O Subsistema de Interconexão do Multiprocessador MULTIPLUS", Proceedings of the V Brazilian Symposium on Computer Architecture, Florianópolis, pp. 166-173, Sepetember 1993

Catanzaro, B. "Multiprocessor System Architectures", Sun Microsystems - Prentice-Hall, 1994

Faller, N., Salenbauch, P., "Plurix: A multiprocessing Unix-like operating system", Proceedings of the 2nd Workshop on Workstation Operating Systems, IEEE Computer Society Press, Washington, DC, USA, pp. 29-36, September 1989

Meslin, A.M, Pacheco, A.C., "Sistemas de Memórias Multicache para uma Máquina Paralela MIMD: Projeto MULTIPLUS", Proc. of the III Brazilian Symposium on Computer Architecture-Parallel Processing, Rio de Janeiro, pp. 179-193, Nov. 1990

Meslin, A.M., Pacheco, A.C., Aude, J.S., "A Comparative Analysis of Cache Memory Architectures for the MULTIPLUS Multiprocessor", Proceedings of the EUROMICRO 92, Paris, France, pp. 555-562, September 1992

Oliveira, S.C., Aude, J.S., "O Subsistema de Memória de Massa do Multiprocessador MULTIPLUS", Proceedings of the III Brazilian Symposium on Computer Architecture-Parallel Processing, Rio de Janeiro, RJ, pp. 298-313, Nov 1990

Oliveira, S.C, Aude, J.S., "Uma Avaliação do Impacto das Operações de E/S no Desempenho do Multiprocessador MULTIPLUS", Proceedings of the IV Brazilian Symposium on Computer Architecture-São Paulo, SP, pp. 379-394, October 1992
Publicado
29/07/1995
Como Citar

Selecione um Formato
AUDE, Júlio S. et al. Implementation of the Multiplus/Multiplix Parallel Processing Environment. In: INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING (SBAC-PAD), 7. , 1995, Canela. Anais [...]. Porto Alegre: Sociedade Brasileira de Computação, 1995 . p. 621-635. DOI: https://doi.org/10.5753/sbac-pad.1995.19892.