Branch Prediction X Performance: an analysis on Superscalar Processors
Resumo
Simulation is the most used and efficient method to design new processors. It can reproduce and consider the parameters and variables of a real processor execution. Branch prediction is one of these parameters, being very important in the research and design of newer and better processors. In this way, this paper presents a study on the impact of the branch prediction accuracy in the final performance of superscalar architectures. The results were obtained by simulation, using some of the integer and floating-point benchmarks (ammp, equake, gcc, gzip, mesa, vpr) provided by SPEC2000. Simprevar, a variable accuracy branch prediction simulator based on one of the simulators included in the SimpleScalar Tool Set, was used to simulate different prediction accuracies. Our simulations results leads us to conclude that, in some situations, it is better enlarging the hardware than trying to get better accuracy predictors, achieving very similar results.
Referências
BURGER, D., AUSTlN, T. M., the SimpleScalar Tool Set, Version 2.0. Technical Report #1342. University of Wisconsin - Madison, June. 1997.
DIEP, T.A, NELSON, C., SHEN, J.P., Performance Evaluation of the PowerPC 620 Microarchitecture, Proceedings of the 22nd Annual International Symposium on Computer Architecture. Santa Margherita Ligure, ltaly, June, 1995.
FERNANDES, E. S. T., SANTOS. A. D., Arquiteturas Super Escalares: Detecção e Exploração do Paralelismo de Baixo Nível, VII Escola de Computação. Gramado-RS, Agosto de 1992.
FERNÁNDEZ, A., Un Análisis Cuantitativo del Spec95. Universitat Politècnica de Catalunya. Barcelona (Technical Report)
GONÇALVES, R. A. L PILLA, M. L.: PIZZOL, G. DAL: SANTOS, T. G. S.: SANTOS: R. R.: NAVAUX, P. O. A. Evaluating the Effects of Branch Prediction Accuracy on the Performance of SMT Architectures. In. EUROMICRO WORKSHOP ON PARALLEL AND DISTRIBUTED PROCESSING, 9., 2001, Mantova. Proceedings ... IEEE Computer Society, 2001. p. 355-362.
HWANG, K. Advanced Computer Architecture: Parallelism, scalability, programmability. New York: McGraw-Hill, 1993.
KESSLER, R. E. the Alpha 21264 Microprocessor. IEEE Micro, v.19, n.2. March/April 1999
JOHNSON, M. Supcrscalar Microprocessor Design. Englewood Cliffs: Prentice Hall, 1991.
PIZZOL, G. D., PILLA, M. L., NAVAUX. P. O. A. Variable Accuracy Branch Prediction with Simplescalar Tool Set. SIM 2000 - UFRGS Microeletronics Seminar. Torres, Julho 2000.
SMITH, J.E, SOHI, G.S., T hc Microarchitecture of SuperScalar Processors, Proceedings of the IEEE. 83(12), pp. 1609-1624, December. 1995.
SOHI, G. S. lnstruction lssue Logic for High-Performance, Interruptible, Multiple Funcional Unit, Pipelined Computers. IEEE Transactions on Computers, 39(3):349-359, March 1990.
SPEC CPU 95 Technical Manual. SPEC Steering Committe, 1995
SPEC CPU 2000 Technical Manual. SPEC Steering Committe, 2000
STALLINGS, W. Computer Organization and Architecture: Designing for Performance. Upper Saddle River: Prentice Hall, 1996.
TALCOTT, Adam R. Reducing the lmpact of the Branch Problem in Superpipelined and Superscalar Processors. Santa Barbara: UCSB, 1995 (Ph.D. Thesis).
YEH, Tse-Yu: PATT, Yale N. A Comparison of Dynamic Branch Predictors that use Two Levels of Branch History. In: ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE. 20., 1993. Proceedings ... New York: ACM, 1993. p. 257-266
