A Technology-Scalable Multithreaded Architecture
Resumo
Advances in integrated circuit technology have offered an increasing transistor density with a continuous performance improvement. Soon, it will be possible to integrate a billion of transistors on a chip running at very high speeds. At this levei of integration, however, physical constraints related to wire delay will become dominant, requiring microprocessors to be more partitioned and use short wires for on-chip communication. On the other hand, effective parallel processing by taking advantage of the large number of transistors will be challenging. In this research, we propose the Shift Architecture, a multithreaded paradigm that maps statically scheduled threads onto multiple functional units. Communication is based on shift register files and restricted to contiguous functional units, requiring reduced wire lengths. Threads are dynamically interleaved on a cycle-by-cycle basis, to maintain high processor utilization. We describe the basic concepts of our approach. A preliminary evaluation shows that this architecture has the potential for achieving high instruction throughput for multithreaded benchmarks.
Referências
BRIGHAM, Oran E. Fast Fourier Transform and lts Applications. New Jersey: Prentice-Hall, 1997. 416p.
FILLO Marco; KECKLER, Stephen W.; DALL Y William J.; CARTER Nicholas P.; CHANG Andrew; GUREVJCH Yevgeny, LEE, Whay S. The M-Machine Multicomputer. In Proceedings of the 28th Annual lnternational Symposium on Microarchitecture, pages 146-156, November 1995.
FRANKLIN M. The Multiscalar Architecture.
HALSTEAD, R. H. Jr.; FUJITA, Tetsuya. MASA: A Multithreaded Processor Architecture for Parallel Symbolic Computing. In Proceedings of the 15th International Symposium on Computer Architecture, pages 443-451, 1992. Madison: UWM, 1995 (PhD. Thesis).
HAMMOND, L.; NA YFEH, B. A.; OLUKOTUN, K. A Single-Chip Multiprocessor. IEEE Computer, pages 79-85, September 1997.
JOHNSON, Mike. Superscalar Microprocessor Design. New Jersey: Prentice-Hall, 1991. 288p.
KECKLER, Stephen W.; DALL Y William. Processor Coupling: Integrating Compile Time and Runtime Scheduling for Parallelism. In Proceedings of the 19th International Symposium on Computer Architecture, pages 202-213, Queensland, Australia, May 1992.
LAUDON, J et al: Interleaving: A Multithreading Technique Targeting Multiprocessors and Workstations In Proceedings of the International Conference on ASPLOS, October 1994.
ROTENBERG, E.; JACOBSON, Q.; SAZElDS, Y.; SMITH, J. Trace Processors. In Proceedings of the 30th Annual International Symposium on Microarchitecture, pages 138-148, December 1997.
SMITH, B. J. Architecture and Applications of the HEP Multiprocessor Computer System. SPIE, 288, pages 241-248, 198 1.
SOHI, G. S.; BREACH, S. E.; VIJAYKUMAR, T. N. Multiscalar Processors. In Proceedings of the 22nd International Symposium on Computer Architecture, pages 414-425,June 1995.
TSAI, J-Y. ; HUANG, J .; AMLO, C.; YEW, P-C. The Superthreaded Processor Architecture. IEEE Transactions on Computers, pages 881-902, September 1999.
WAINGOLD, E.; TAYLOR M.; SRJKRISHNA, D.; SARKAR, V.; LEE W.; LEE, V.; KlM, J; FRANK, M.; FINCH, P.; BARUA, R.; BABB J.; AMARSINGHE, S.; AGARWAL, A. Baring it all to software: RAW Machines. IEEE Computer, pages 86-93, September 1997.
